



# User Guide

## EVB-ATEK252N3-01

---

Document Code : 023-01004201  
Revision No : 01  
Revision Date : 08/07/2021

**Revisions**

Revision No	Revision Date	Revision Reason	Section / Page No
1.0	08.07.2021	Initial Version	

**INDEX**

1 GENERAL INFORMATION ..... 3


2 DESIGN INFORMATION ..... 4

2.1 SCHEMATIC ..... 4

2.2 BOM ..... 4

3 TYPICAL PERFORMANCE PLOTS..... 5

1 GENERAL INFORMATION




PIN Name	Definition	Comment
<b>CO1</b>	RF IN	K Connector
<b>CO2, CO3</b>	RF OUT	K Connector
<b>J1 Left</b>	CTRL B	2.54mm Header
<b>J1 Right</b>	CTRL A	2.54mm Header
<b>J2 Left</b>	N/A	2.54mm Header
<b>J2 Right</b>	GND	2.54mm Header

Notes:

1. VDD Voltage is detailed in Datasheet.
2. Control Voltage is detailed in Datasheet.
3. The definition of up, down, right, and left is valid for this view of PCB.

2 DESIGN INFORMATION

2.1 SCHEMATIC




2.2 BOM

Designator	Footprint	Qty	Comment	PN
CO1, CO2, CO3	K Connector	3	K Connector	
J1, J2	HEADER_2X1	2	HEADER_2X1	
R1, R2	0603	2	OR	
U1	ATEKQ3316	1	SPDT	ATEK252 N40


3 TYPICAL PERFORMANCE PLOTS

Conditions unless otherwise specified:  $V_{CTRL} = 0/-5$  V,  $T = 25$  C, CW. For details, please refer to the datasheet.

Insertion Loss



Return Loss



Isolation from RFC to RF2

