



# User Guide

## EVB-ATEK550P3-01

---

Document Code : 023-122201  
Revision No : 01  
Revision Date : 09/07/2022


**Revisions**

Revision No	Revision Date	Revision Reason	Section / Page No
1.0	17.02.2022	Initial Release	

**INDEX**

1	GENERAL INFORMATION .....	3
2	DESIGN INFORMATION .....	4
2.1	SCHEMATIC .....	4
2.2	BOM .....	4
3	TYPICAL PERFORMANCE PLOTS.....	5

1 GENERAL INFORMATION




PIN Name	Definition	Comment
CO1	RF IN	SMA Connector
CO2	RF OUT	SMA Connector
J1 Right	GND	2.54mm Header
J1 Left	VDD	2.54mm Header
J2 Right, J2 Left, J3 Right, J3 Left	N/A	2.54mm Header

Notes:

1. VDD Voltage is detailed in Datasheet.
2. The definition of right and left is valid for this view of PCB.

2 DESIGN INFORMATION

2.1 SCHEMATIC




2.2 BOM

Designator	Footprint	Qty	Comment	PN
C1	CASEA	1	2.2uF	
C2, C3	CASEA	2	DNP	
C4	0402	1	10nF	
C5, C6, C8, C9	0402	4	DNP	
R1	0402	1	DNP	
C7	0402	1	100pF	
CO1, CO2	SMA Connector	2	SMA Connector	
J1	2x1 Header	1	2x1 Header	
J2, J3	2x1 Header	2	DNP	
U1	ATEKQ3316	1	Amplifier	ATEK550P3


3 TYPICAL PERFORMANCE PLOTS

Conditions unless otherwise specified:  $V_{dd} = 5\text{ V}$ ,  $T = 25\text{ C}$ , CW. For details, please refer to the datasheet.


Gain



Isolation



Input Return Loss



Output Return Loss

